The mechanical design and construction progress of the CDF silicon vertex detector is described. Results on the location accuracy of the silicon strip detectors are presented and indicate an initial placement uncertainty of less than 10 Wm . The water and gas cooling system, which is constructed of low mass materials and is used to remove heat from the readout electronics, is briefly described. Measurements of the performance of the silicon strip detectors are also given and show > 98 .5% functioning strips for the assembled SVX detector.
Introduction
A silicon strip vertex detector ("the CDF SVX") is being constructed for use with the CDF detector at the Fermilab Tevatron pp collider . This detector will measure the impact parameter of tracks from the decay of long-lived particles (c7 > 300 Rm). Of particular interest is the measurement of the properties of B mesons produced either directly in the proton-antiproton collision or from the subsequent decay of a top quark. In this paper, we review the mechanical design and construction of the SVX and present results from the initial mechanical alignment. A description of the cooling system used to remove heat from the detector volume is presented and the performance of the silicon strip detectors is also described. Recent test beam 111. VERTEX DETECTION 126 results [1] and radiation damage tests to the readout chip [2] are described in other contributions to this conference (5th Pisa Meeting on Advanced Detectors).
SVX design considerations
The CDF SVX detector was designed under the rigid requirements imposed by operation at a hadron collider. These constraints immediately forced certain design choices . At the Tevatron collider, the pp event vertex in the CDF collision hall is Gaussian distributed along the beamline with Q = 35 cm. Thus a fairly long detector is required in order to have good event acceptance. This is compared to experiments at an e +e collider where the particle bunch lengths are typically much shorter. The SVX detector is 51 cm in length and will contain -60% of the pp collision vertices .
The amount of material used to construct the SVX must be kept to an absolute minimum for successful reconstruction of the high multiplicity pp events. This is because creation of secondary particles and conversion pairs in any additional material will be a source of B. Barnett et al. / Progress on CDF silicon vertex detector background for all CDF detectors and multiple scattering is the limiting factor in measuring the impact parameter of low momentum tracks. Also, the materials involved need to be mechanically stable and robust in the relatively high radiation environment of a hadron collider.
The scale of the mechanical tolerances required in the construction of the detector must be comparable to the intrinsic position resolution of the strip detectors. For detectors with a 60 p.m strip pitch, the intrinsic position resolution is 17 p.m and can go as low as 10 p.m with charge sharing information on neighboring strips . In order to achieve position information with similar resolution in the completed SVX detector, the construction errors must then be on order 10 p,m or less. This is a challenging task and requires great care in the choice of materials and assembly techniques. Simulations of the detector in the high multiplicity hadron collider environment led to the design decision to install_ four lavers of silicon, rather than the two or three layers used in previous experiments . The four layers of silicon allow an additional level of redundancy which greatly reduces hit misassociation in the track segment finding and improves significantly the matching of track segments in the silicon detector with tracks found in the CDF outer tracking chambers.
Finally, the front-end electronics must be able to integrate and store the signal from a single strip in less than the 3.5 l.Ls crossing time between pp collisions. It must also contain a sparse threshold function in order to limit the amount of data recorded and to avoid incurring significant readout deadtime . It is expected that the readout time of the completed SVX detector will be only 1 .8 ms.
SVX mechanical design and alignment
The CDF silicon vertex detector has been described previously [3] . Here, we present updates to the design and additional details on the construction of the detector. Fig. 1 shows one-half of the SVX detector. The detector consists of two barrel modules placed end-toend which are centered on the nominal interaction collision point and whose axes are coincident with the beam axis. Contained inside these cylindrical modules are four radial layers of silicon strip detectors arranged in a 12-sided geometry. The detectors are 300 Wm thick and have strip pitch of 6) Wm for the three layers nearest to the beam and 55 Vm for the fourth layer. The detector width increases with radius to provide a wedge geometry which points back to the beamline. which contains 1% silicon in order to reduce electrochemical diffusion of the aluminum into the silicon detector, to stiffen the wire and to retain heat during the ultrasonic welding of the wire to the pads on the detector surface. The three detectors are read out electronically at one end. Each detector is 8.5 cm long. An individual readout channel is therefore connected to a 25.5 cm long strip which has a capacitance of -30 pF.
The three detectors are glued to a lightweight Rohacell [4] and carbon fiber support structure . This combination of detectors and support structure is known as a "ladder" . Fig . 2 shows the layout of an SVX ladder. The Rohacell is a polymethacrylimide rigid foam of very low density with good mechanical properties. This foam is first milled to the desired dimensions and then carbon fiber strips are epoxied into it using a compression mold heated to 125°C . These ladder substrates are typically made flat to within 75 gm. During the detector gluing operation, the detectors are placed on top of the ladder substrate and are held firmly in a specially designed gluing fixture utilizing a vacuum chuck. Since the strips of the three detectors on a ladder are connected electrically, it is necessary that the detectors are aligned to one another to better than their intrinsic position resolution. To accomplish this, the gluing fixture is mounted on a granite table and the detectors are aligned by focussing on the strips with a high-magnification TV camera mounted on the measuring arm of a coordinate measuring machine (CMM) [5] and moving them into position with micrometer adjustable stops . The reference line for the detector alignment is a line, established by the CMM software, through the centers of the laserdrilled mounting holes in the circuit boards at both ends of the ladder. Each of the three detectors are adjusted so that their center strip is aligned to this reference line. The epoxy [6] used to glue the detectors to the ladder substrate exhibits very little shrinkage or outgassing during the low temperature (60°C for two hours) heat curing process . Fig. 3 shows that the detector alignment after gluing has an rms of 4.4 wm and is consistent with the 5 Wm measurement repeatability calibration of the CMM . Each SVX ladder was individually assembled in an overpressured Class 100 000 clean room in which the room temperature and humidity were monitored and controlled . Standard clean room apparel, such as a rubber gloves, a face mask and a hair bouffant, were wore by the technician constructing the ladder. The total number of ladders in the SVX detector is 12 faces x 4 layers x 2 ends = 96 ladders or 24 ladders of each of the four radial types. In its final mounted position in the barrel, each ladder is rotated by 3°a bout its length in order to allow overlap between adjacent ladders and to minimize azimuthal boundary gaps.
One of the circuit boards (also known as "ears") mounted on the ladder contains the SVXD readout chips on a thick-film aluminum nitride substrate . The aluminum nitride material [7] has a thermal conductivity of 160 W/m°K which is similar to that of metallic aluminum and was used to provide good conduction of the heat from the chips to the cooling system . The coefficient of thermal expansion of aluminum nitride is also well matched to that of silicon . Care has been taken to make sure that the readout ear is thermally isolated from the nearest silicon detector in order to prevent conduction of heat from the chips directly into the silicon . At the opposite end of the ladder, a second "dummy" ear is used for mounting the ladder into the barrel.
The SVXD chip itself was fabricated using 3 N m feature size CMOS technology and has both a digital and analog section [8, 9] . The analog section contains 128 channels of charge-integrating amplifiers in double or quadruple correlated sample and hold readout scheme .
The readout cable (known as a "pigtail") attached to the end of the readout ear board incorporates a "gold-dot technology" [10] to make electrical contact to a mating bus cable . This bus cable connects the four ladders in a wedge to a driver/ filtering board (known as the "port card") located just above the fourth layer of silicon inside the barrel . Small bumps or dots of gold have been deposited on the traces at the end of the flexible Kapton pigtail cable . These bumps then mate with the bus cable which contains pads using a lightweight G-10 clamp fastened with a small bolt and nut . The interconnect pitch used has traces on staggered 40 mil centers, giving an effective 20 mil pitch. This connection scheme allows easy assembly of the cables and works well compared to the conventional pin and socket arrangement which is only available for traces on no smaller than a 50 mil pitch . Furthermore, this scheme allowed complete fle vibility in the number of traces and in the cable layout .
The SVX ladders are installed between two support pieces known as "bulkheads" using a small screw, O-ring and tapped pin combination which fits through the mounting holes of the ears and attaches to slots machined into the ledges of the bulkheads . The slots in the bulkhead allow the ladder to expand thermally along its length while maintaining good azimuthal location. These bulkheads were made from beryllium to reduce their contribution to the total 3% of a radiation length value for the completed SVX detector for angles perpendicular to the beamline. In fact, each assembled SVX barrel will weigh less than 1.0 kg. Besides being low mass, the bulkheads have been machined very accurately [11] and typically the four circles on which the ladders are mounted have been made concentric to within 15 Rm .
The final assembly of ladders into the bulkheads is done on a rotating shaft assembly using a CMM . The strips of the silicon detectors are measured directly with a TV camera to an accuracy of 2.5 Wm. The layer of ladders nearest and farthest from the beamline are oricntcd so that the detector strips face the beamline and thus measurements can be made only of the back edges and corners of the detectors after assembly into the barrel. For these two layers, the edges and corners have been referenced to the detector strip locations from measurements done prior to installation . Fig . 4 shows the repeatability in the measurement of the position of the silicon detector strips for all ladders mounted in the first barrel . This distribution was determined by taking the difference of two measurements of the detector strip positions during the barrel construction and has an rms of 3.6 Rm, which is consistent with the repeatability of the measuring device. In addition to the strip measurements, the bow or radius of each ladder is measured along its length using the CMM. After the ladders are installed between the bulkheads, a lightweight composite cylinder, consisting of 1 mm of Rohacell wrapped in 75 Wm of aluminum foil, slides over the barrel and is glued to both bulkheads. This cylinder and its connection to the bulkheads serve to maintain the internal mechanical alignment of the ladders after the barrel is removed from the assembly fixture and also provides shielding from stray rf fields. In addition, it isolates the SVX detector both thermally and electrically from the surrounding tracking chambers. The SVX detector is then mounted inside in the CDF vertex time projection chamber using a 3-point kinematic support to minimize the mechanical distortion effects of any thermal gradients in the detector. The inner layer of silicon is at a radius of 1.177 in. from the beam and is thus < 0.5 in. from the surface of the 1.5 in. o.d. 0.020 in. wall thickness beryllium beam pipe.
SVX cooling systems
The goal of the low mass SVX cooling system is to remove heat from the readout electronics located inside the SVX detector and to intercept heat from the surrounding tracking chamber electronics in order to keep the silicon strip detectors and the mechanical structure of the barrel at the ladder installation temperature of 20°C. This is necessary to avoid the increase in silicon strip leakage current from higher temperature operation and to minimize thermal gradients in the internal detector structure so that the initial high-quality mechanical alignment can be maintained . 6 shows in general terms the layout of the cooling system . Each layer of the bulkhead has a cooling loop consisting of 3/32 in . i.d. 0.014 in. wall thickness aluminum piping containing 5°C water flowing at a rate of 2 g/s to remove heat from the SVXD readout chip. The piping is in thermal contact with the beryllium bulkhead and runs underneath the ledge on which the readout circuit board is mounted . The number of readout chips varies from 2 to 6 per ladder for the 4 layers of silicon and the heat load is 175 mW/chip, giving a total heat load from the readout chips of 31 .5 W per barrel. An additional cooling circuit is used to remove heat from the port card, which due to its power regulating and signal driving functions, generates 1800 mW each or 21 .6 W per barrel . Thus, a total of 53.1 W of heat is generated by the electronics in each half of the SVX .
In addition to the water cooling, gas cooling is introduced at the opposite end of the SVX detector in order to reduce thermal gradients across the detector since most of the heating and cooling is occurring only at the readout end. In order to be compatible with the surrounding tracking chamber gas, argon-ethane gas is pre-cooled to 7°C with a heat exchanger before delivery through a low mass Rohacell and aluminum foil composite manifold into the SVX detector at a flow rate of 10 SCFH per barrel . A special safety feature of the cooling system is that it operates at sub-atmospheric pressure inside the CDF detector volume. If a water leak were to occur, the result would be gas entering the system rather than water leaving it and this situation would be immediately detectable. Tests show that the combined water and gas cooling system is able to minimize the thermal gradients across the detector.
Silicon detector performance
The silicon strip detectors [12] used in the CDF SVX detector are single-sided and dc-coupled to the SVXD readout chip. Fig . 7 shows the leakage current as a function of strip number for a typical detector with 512 strips . The baseline leakage current is usually < 0.5 nA. After being mounted onto a ladder and wirebonded to the SVXD chip, the three detectors on III. VERTEX DETECTION 132 a ladder undergo various calibration tests, such as charge injection calibration and sparse threshold calibration . Fig . 8 shows the percentage of noisy and dead channels, by layer number, after all tests for ladders constructed for use in the SVX . The criteria for a noisy channel is that the strip will be efficient for charged particle detection but that it will be read out more than 10% of the time for a sparse threshold value which is three standard deviations below the average value for that ladder. It can be seen that the number of noisy channels is at the 2-3% level for most ladders . The ladders with the lowest number of noisy and dead channels were then selected for installation into the barrels . The result is that the number of dead channels is measured to be < 1 .5% on average and after all testing, > 98.5% of the strips are fully functioning on the SVX detector. In addition to the above tests, the operation of the quadruple sample and hold circuitry was tested on all ladders. This circuitry, which integrates the charge signal from a strip both before and during the beam crossing, should remove the differing offset voltages due to leakage current variation for each charge integrating amplifier on the readout chip. Fig. 9 shows the expected leveling effect on the offset voltages in the quadruple sample and hold operation as compared to the double sample and hold. This is an important confirmation of a major operational function of the SVXD readout chip.
Conclusions B. Barnett et al. / Progress on CDF silicon
The work is nearing completion on the construction of the CDF silicon vertex detector. Initial results show that the internal mechanical alignment is on order 10 Wm and that > 98.5% of the silicon strips are fully functional. Data-taking is scheduled to begin in early
